2

6

7

8

9

10

11

12

13

14

15

16

17

18

19

22

23

24

## NITED STATES PATENT AND TRADEMARK OFFICE

Application Serial No. Filing Date Inventorship	
Fiting Date	Sep 20, 2000
Inventorship	
Applicant	Rambus Inc.
Group Art Unit	2841
Examiner	Phan, T.
ExaminerAttorney's Docket No	RB1-008US

Title: Multi-Channel Memory Architecture

# RESPONSE TO 12/06/01 OFFICE ACTION

To: Commissioner of Patents and Trademarks

Washington, D.C. 20231

Daniel L. Hayes (Tel. 509-324-9256; Fax 509-323-8979) From:

Customer No. 29150



#4/ Fxf. of
Time (2)

Mondf

A. Typor

51 a 600

### **AMENDMENTS**

### In the Claims

Please cancel claims 9, 10, and 22.

Please replace remaining claim 1-8, 11-21, and 23-30 with the following, which claims 31-38 are newly submitted (marked-up versions of the amended claims, showing additions and deletions, are included at the end of this document).

#### (Amended) An apparatus comprising: 1.

a substrate having first and second opposite edges;

a plurality of memory devices disposed on the substrate;

of the plurality of memory devices is coupled to one of the plurality of channels;

and

03/2002 NMUHAMM1 00000052 120769

02 FC:102